

# Overview of Vector Supercomputer SX-ACE and Its Applications

**Hiroaki Kobayashi**  
Tohoku University  
koba@tohoku.ac.jp

**Russian Supercomputing Days**  
Moscow, Russia  
September 26-27, 2016



東北大学



Cyberscience  
Center



Graduate School of Information Science  
Tohoku University



# WSSP

The 23rd Workshop on Sustained Simulation Performance  
March 16-17, 2016 / Sendai, Japan

Contents
<b>Information</b>
Program
➤ Day 1
➤ Day 2
Date & Venue
Registration
Language: <a href="#">ja</a> / <a href="#">en</a>

## About WSSP

### Toward Future HPC Technologies

Tohoku University, Japan Agency for Marine-Earth Science and Technology (JAMSTEC), High Performance Computing Center Stuttgart (HLRS), and NEC Corporation are pleased to announce that the 23rd Workshop on Sustained Simulation Performance (WSSP) will be held on March 16th and 17th, 2016 in Sendai, Miyagi, Japan. The purpose of the workshop is to discuss future supercomputers, through the latest research efforts in large-scale computing with high performance and high efficiency.

We are looking forward to seeing you in the workshop.

## Technical Program Overview

In the workshop, two keynote talks are scheduled.

### Keynote Talk I

#### Parallel Algorithms: Theory, Practice and Education

Prof. Vladimir Voevodin  
(Moscow State Univ.)

Date: *March 3, 2015*  
Signature

Susumu SATOMI  
President, Tohoku University

Date: *3.03.2015*  
Signature

Victor SADOVNICHY  
Rector, Moscow State University,



# Missions of Cyberscience Center As a National Supercomputer Center



## ★ High-Performance Computing Center founded in 1969

### ● Offering leading-edge high-performance computing environments to academic users nationwide in Japan

- 👁 24/7 operations of large-scale vector-parallel and scalar-parallel systems
- 👁 1500 users registered in AY 2015



1969



1982

### ● User supports

- 👁 Benchmarking, analyzing, and tuning users' programs
- 👁 Holding seminars and lectures



SX-1 in 1985



SX-2 in 1989

### ● Supercomputing R&D, collaborating work with NEC

- 👁 Designing next-generation high-performance computing systems and their applications for highly-productive supercomputing



SX-3 in 1994



SX-4 in 1998

- 👁 57-year history of collaboration between Tohoku University and NEC on High Performance Vector Computing

### ● Education

- 👁 Teaching and supervising BS, MS and Ph.D. Students as a cooperative laboratory of graduate school of information sciences, Tohoku university




SX-7 in 2003




SX-9 in 2008

# Tohoku Univ.'s New Supercomputer System (2015.2.20~)




# HPCI: High-Performance Computing Infrastructure in JAPAN

**10 Petaflops (K computer).**  
**9.2 Petaflops (other systems)**  
 Peak performance as of April, 2016



# Organization of Tohoku Univ. SX-ACE System



	Core	CPU(Socket)	Node	Cluster	Total System
Size	1	4 Cores	1CPU	512 Nodes	5 Clusters
Performance (VPU+SPU)	69GFlop/s (68GF+1GF)	276GFlop/s (272GF+4GF)		141Tflop/s (139TF+ 2TF)	707Tflop/s (697TF+10TF)
Mem. BW	256GB/s			131TB/s	655TB/s
Memory Cap.	64GB			32TB	160TB
IXS Node BW	-		4GB/s x2		-

# Features of Tohoku Univ. SX-ACE System

## Significant Performance Improvement with Lower Power and Less Space

		SX-9 (2008)	SX-ACE (2014)	Improvement
	Number of Cores	1	4	4x
CPU	Total Flop/s	118.4Gflop/s	276Gflop/s	2.3x
Performance	Memory Bandwidth	256GB/sec	256GB/sec	1
	ADB Capacity	256KB	4MB	16x
Total Performance, Footprint, Power Consumption	Total Flop/s	34.1Tfop/s	706.6Tflop/s	20.7x
	Total Memory Bandwidth	73.7TB/s	655TB/s	8.9x
	Total Memory Capacity	18TB	160TB	8.9x
	Power Consumption (Max)	590kVA	1,080kVA	1.8x
	Footprint	293m <sup>2</sup>	430m <sup>2</sup>	1.5x

## Powerful CPU/Node Performance and Higher B/F rate

		SX-ACE(2014)	K(2011)	Ratio
CPU (Node) Performance	Clock Frequency	1GHz	2GHz	0.5x
	Flop/s per Core	64Gflop/s	16Gflop/s	4x
	Cores per CPU	4	8	0.5x
	Flop/s per CPU	256Gflop/s	128Gflop/s	2x
	Bandwidth	256GB/s	64GB/s	4x
	Bytes per Flop (B/F)	1	0.5	2x
	Memory Capacity	64GB	16GB	4x

A Balanced System for High Sustained Performance, resulting in High Productivity in the Wide Area of Applications in Academia and Industry

# Features of the SX-ACE Vector Processor

Source: NEC


## SX-ACE Processor Architecture

4 high-performance core Configuration, each with High-Performance Vector-Processing Unit and Scalar Processing Unit


- 272Gflop/s of VPU + 4Gflop/s of SPU per socket
  - 68Gflop/s + 1Gflop/s per core
- 1MB private ADB per core (4MB per socket)
  - Software-controlled on-chip memory for vector load/store
  - 4x compared with SX-9
  - 4-way set-associative
  - 4-way set-associative
  - MSHR with 512 entries (address+data)
  - 256GB/s to/from Vec. Reg.
    - 4B/F for Multiply-Add operations
- 256 GB/s memory bandwidth, Shared with 4 cores
  - 1B/F in 4-core Multiply-Add operations
    - ~ 4B/F in 1-core Multiply-Add operations
- 128 memory banks per socket

Other improvement and new mechanisms to enhance vector processing capability, especially for efficient handling of short vectors operations and indirect memory accesses

- Out of Order execution for vector load/store operations
- Advanced data forwarding in vector pipes chaining
- Shorter memory latency than SX-9



### Floor Plan of the CPU



- "Memory access" focused layout
- Specifications
  - Process rule: 28nm
  - Clock speed: 1GHz
  - Die size: 23.05 x 24.75mm
  - # of transistors: 2BTr.
- I/F
  - 16ch DDR3 I/F
  - IXS 8GB/s x 2
  - 2ch PCIe8 I/F



# Performance Evaluations of SX-ACE



東北大学



Cyberscience  
Center




Graduate School of Information Science  
Tohoku University

# Performance Evaluation of SX-ACE by using HPCG

- ★ HPCG (High Performance Conjugate Gradients) is designed
  - to exercise computational and data access patterns that more closely match a broad set of important applications, and
  - to give incentive to computer system designers to invest in capabilities that will have impact on the collective performance of these applications.
  - ✓ HPL for top500 is increasingly unreliable as a true measure of system performance for a growing collection of important science and engineering applications.
- ★ HPCG is a complete, stand-alone code that measures the performance of basic operations in a unified code:
  - ✓ Driven by multigrid preconditioned conjugate gradient algorithm that exercises the key kernels on a nested set of coarse grids with Sparse matrix-vector multiplication.
    - Sparse triangular solve.
    - Vector updates.
    - Global dot products.
    - Local symmetric Gauss-Seidel smoother.
    - Reference implementation is written in C++ with MPI and OpenMP support.

# Breakdown of the HPCG Benchmark

## Benchmarking Flow



## Evaluation metric

※ `frefnops` : total number of floating point operations for CG (# of iterations = 50)

Ver. 2.4 → Ver. 3.0: Setup overhead considered for individual CG iterations!

ver. 2.4

$$\text{GFlop/s} = \text{frefnops} / (\text{times}[0] + \text{fNumberOfCgSets} * \text{times}[7] / 10.0) / 1.0\text{E}9$$




ver. 3.0

$$\text{GFlop/s} = \text{frefnops} / (\text{times}[0] + \text{fNumberOfCgSets} * (\text{times}[7] / 10.0 + \text{times}[9] / 10.0)) / 1.0\text{E}9$$


# Optimizations of the the HPCG Benchmark for SX-ACE

\*Komatsu et al.@SC15

- Data packing for vector-friendly matrix memory allocation of sparse matrices
- Parallelization of 27-point stencil computation by using coloring and hyperplane methods
- Selective reusable-data caching and blocking for effective use of ADB




# Scalability of the HPCG Benchmark




# Efficiency Evaluation of HPCG Performance (As of ISC16 data)

System	Eff.(%)	HPCG/W (MF/W)
<b>SX-ACE</b>	<b>10.8</b>	<b>107.5</b>
<b>K/FX</b>	<b>3.7</b>	<b>49.2</b>
<b>Xeon</b>	<b>2.2</b>	<b>36.6</b>
<b>BlueGene</b>	<b>1.5</b>	<b>38.6</b>
<b>GPU</b>	<b>1.4</b>	<b>58.0</b>
<b>XeonPhi</b>	<b>1.0</b>	<b>25.8</b>
<b>Sunway TaihuLight</b>	<b>0.3</b>	<b>24.1</b>




# Necessary Peak Perf. to Obtain the Same Sustained Performance Normalized by SX-ACE (As of ISC 16 data)




# Leading Science and Engineering Fields supported by the Supercomputer of Tohoku University


Next-Generation CFD Analysis




Turbine Design




Perpendicular Magnetic Recording Medium Design




Nano Material Design



Tsunami Inundation Analysis




Earthquake Analysis




Industrial Use




Antenna Analysis




Heat Shock Analysis




MRJ



Combustion Flow Simulation



Ozone-hole Analysis





# Heatstroke Risk Simulator on SX-ACE

□ The number of fatalities due to heat waves has increased in Europe, North America, and Asia.

## □ Heatstroke

□ The number of people hospitalized suffering heatstroke is increasing in JAPAN

□ 58,000 patients in 2014

□ 12,000 fatalities from 1968 to 2014 in Japan

□ The changes of body temperature strongly depend on individual differences

□ body size, age, male/female, tend to perspire a lot or not, difference in genders, etc.


## □ Heatstroke Risk Simulator

□ **Simulating the changes in body temperature**

□ Developed by Prof. Hirata (Nagoya Institute of Tech.

□ The body temperatures of children, elderly men/women, pregnant are ease to increase.

Russian Supercomputing Days



# Scalability

- Parallelize "temprise\_k" sub-routine by MPI

- 866 x 320 x 160
- 5400 steps

**DO K=1,MODELZ**

DO J=1,MODELZ



DO I=1,MODELZ

temperature update calculation




END DO

END DO

**END DO**



# Performance of Magneto-Hydro-Dynamics Simulation on SX-ACE



	FX100	SX-ACE
Arch	SPARCv9_HPC-ACE	SX
CPU/node	1	1
Cores/CPU	32	4
Node Perf.	1.011 Tflop/s	256 Gflop/s
Mem cap./node	32GB	64GB
mem BW	480 GB/s	256 GB/s
NW BW	12.5 GB/s	4GB/s

Ref : Y. Yamamoto, R. Egawa, Y. Isobe, and Y. Tsuji, "Performance evaluation of DNS code based on high-order accuracy finite difference methods," Japan-Russia Workshop @ Nagoya, Dec 10, 2015.

# Future Vector Systems R&D\*

**\*This work is partially conducted with  
NEC, but the contents do not reflect  
any future products of NEC**



東北大学




Cyberscience  
Center



Graduate School of Information Science  
Tohoku University


# Timeline of the Cyberscience Center HPC System Development and R&D For the Future



# The Time for Vector Computing has Come Again!

Modern and future microprocessors aggressively introduce vector computing mechanism for efficient processing of data-level parallelism

- ★ **Intel Many Cores with AVX (Advanced Vector eXtension)**
  - **Xeon with 256b-AVX2 and Xeon Phi with 72 AVX-512b**
- ★ **ARM with SVE (Scalable Vector Extension)**
  - **128b~2,48b-width Vector Extension**
  - **ARM64 with 512bit-vector for post-K computer in 2020?**
- ★ **Power9 with 256~512b-VSX (Vector Scaling eXtension)**
- ★ **GPU is the powerful vector computing platform**
  - **Pascal GP100 has 30 SMs(Streaming Multiprocessors), 2K-element vector processing capability**



**ARMv8-A Next-Generation Vector Architecture for HPC**

**ARM**  
Nigel Stephens  
Lead ISA Architect and ARM Fellow

Hot Chips 35, Superline  
August 22, 2019


**Post-K Processor Overview**

- Enhances and inherits the superior features of the K computer, PRIMEHPC FX10 and FX100
- High performance for a wide range of real applications
  - Many-core processor with 512-bit wide SIMD
  - Fujitsu HPC compiler for the ARM ISA, optimized for our microarchitecture
- High scalability
  - Scalable, integrated ToC interconnect
  - Assistant cores for daemons, I/Os & MPI asynchronous communications
- Optimized performance-per-watt

	Post-K	PRIMEHPC FX10	K computer PRIMEHPC FX100
Size	400mm <sup>2</sup> 500mm <sup>2</sup>	200mm <sup>2</sup> 400mm <sup>2</sup>	400mm <sup>2</sup> 800mm <sup>2</sup>
Core	4000	2000	1000
Four-operand SIMD	✓ Enhanced	✓	✓
Cache	✓ Enhanced	✓	✓
Performance	✓ Enhanced	✓	✓
Peak Performance	✓ Enhanced	✓	✓
100 Billion+ Vector Ops	✓ Enhanced	✓	✓


**GP100**

- 610mm<sup>2</sup>
- 4 x HBM IO
- 30 SMs (28+2)
- 4MB L2 Cache
- 4 x NVLink
- 16x GEN3 PCIe



**ZEN MICROARCHITECTURE**

- Refresh from x86 instructions
- 64-bit Cache coherency
- 8 Integer units
- High precision integer - 128 registers
- 286 instructions & register file access
- 2 Load/store units
- 128-bit Order Look-up supported
- 2 Floating Point units & 128 FPREGs
- 64-bit Integer, 128-bit FP reg
- 1 Cache L1, 8-way
- 0 Cache L2, 8-way
- 12 Cache L3, 8-way
- Large shared L3 cache
- 2 Hardware per-core



**Knights Landing Overview**

2 VPU Core 198 L3 Cache

Chip: 36 Tiles interconnected by 2D Mesh  
Tile: 2 Cores + 2 VPU/Cache + 1 MB L2


Memory: MCDRAM: 16 GB on-package, High BW  
DDR4: 6 channels @ 2400 up to 384GB  
IO: 36 lanes PCIe Gen3, 4 lanes of DM for chipset  
Node: 1-Socket only  
Fabric: Omni-Path on-package (not shown)

Vector Peak Perf: 3+TF DP and 6+TF SP Flops  
Scalar Perf: ~3x over Knights Corner  
Streaming Tileid (SVA) MCDRAM: 400+ DDR 90+



**4 x 128b Super-slice**

**2 x 128b Super-slice**



**POWER9 SMT8 Core**      **POWER9 SMT4 Core**

# The Ti

## Blog

# Come Again!

Modern and future computing mechanism

- ★ Intel Manycore
- Xeon w
- ★ ARM with
- 128b~2
- ARM64
- ★ Power9 with
- ★ GPU is the
- Pascal
- 2K-element

### Vectors: How the Old Became New Again in Supercomputing

By Lynd Stringer in Uncategorized on August 17, 2016

<http://www.redlineperf.com/vectors-how-the-old-became-new-again-in-supercomputing/>



Vector instructions, once a powerful performance innovation of supercomputing in the 1970s and 1980s became an obsolete technology in the 1990s. But like the mythical phoenix bird, vector instructions have arisen from the ashes. Here is the history of a technology that went from new to old then back to new.

But first, a few definitions. A vector instruction is an SIMD instruction, Single Instruction Multiple Data. A vector instruction refers to vector registers where multiple data resides. For example, a Cray-1's vector register contained up to 64 64-bit double-precision floating point numbers. The Cray-1 had eight of these registers. Many operations, for example: add and multiply can be issued to add or multiply two vector registers and place the result in a third vector register.

#### Vectors Become New

In 1976 Cray Research and Seymour Cray created the Cray-1, the first commercially successful supercomputer with vector instructions. The first Cray-1 was delivered to Los Alamos National Laboratory




sm

n)  
2b

020?

s),



#### ARMv8-A Next-Generation Vector Architecture for HPC

ARM  
Nigel Stephens  
Lead ISA Architect and ARM Fellow

Hot Chips 35, Superline  
August 22, 2015


#### Post-K Processor Overview

- Enhances and inherits the superior features of the K computer, PRIMEHPC FX10 and FX100
- High performance for a wide range of real applications
  - Many-core processor with 512-bit wide SIMD
  - Fujitsu HPC compiler for the ARM ISA, optimized for our microarchitecture
- High scalability
  - Scalable, integrated Tofu interconnect
  - Assistant cores for daemons, I/Os & MPI asynchronous communications
- Optimized performance-per-watt

Core	Post-K	PRIMEHPC FX10	K computer PRIMEHPC FX10
ISA	ARMv8-A 64-bit	SPARC64 v4 HPC-A64	SPARC64 v4 HPC-A64
Cache	512KB	2MB	128KB
Four-instrns PISA	✓ Enhanced	✓	✓
Cache Snoop	✓ Enhanced	✓	✓
Pre-fetched Operation	✓ Enhanced	✓	✓
Math. Acceleration	✓ Enhanced	✓ Enhanced	✓
16K Branch/Vector Counter	✓ Enhanced	✓ Enhanced	✓


#### GP100

610mm<sup>2</sup>  
4 x HBM IO  
30 SMs (28+2)  
4MB L2 Cache  
4 x NVLink  
16x GEN3 PCIe



# The time for Vector Computing has Come Again!

## ★ NEC's Next Generation Vector Supercomputer



Orchestrating a brighter world **NEC**

**Vector Supercomputer Line**

- 2008: SX-9
- 2010: EARTH SIMULATOR 2
- 2012: SX-ACE
- 2014: EARTH SIMULATOR 3
- Express5800 Series LX Series
- 2018: **Project Aurora 2018**

**PC Cluster Line**

Successor to SX-ACE.  
The highest single core performance.  
The largest memory bandwidth per core.  
High affinity for PC cluster systems.



**System Concept**

Standard environment: PC Cluster (Linux OS, Std. I/O, Std. Net, Std. Storage, Std. Application)

High performance: SX (Opt. OS, Opt. compiler, Opt. I/O, Opt. Storage, Opt. Application)

**Aurora** (vector CPU)

Standard environment + High performance

---

**Processor Concept**

- Vector Processor**: High Sustained Performance Design
- Big Core**: Highest GF & GB/s per core
- Largest Memory Bandwidth**: with competitive price & power

---

**Product Plan**

Aurora scalable architecture will cover various user requirements

- tower model: Tower server (Entry)
- rack mount model: Rack mount server (Mid range)
- high density model: High density server (High end)

© NEC Corporation 2018



## Summary

### ★ SX-ACE, brand-new vector supercomputer of Tohoku University

- ✓ large-single core performance of 256-element vector processing
- ✓ a high-bandwidth memory subsystem
- ✓ No1. computing-efficiency and power-efficiency in the HPCG Benchmark ranking

### ★ The time for vector systems has come again

- ✓ Many modern processors employ vector-processing mechanism, and their vector lengths are increasing year by year.
- ✓ However, escalation of vector processing capability is not a only factor,
- ✓ Memory subsystem is now a key factor to increase sustained vector processing performance.

# Acknowledgements to Members of Tohoku Univ-NEC Joint Research Division of HPC Technologies and Applications

★ Founded in June, 2014, 4-year period

★ Objectives

- R&D on HPC technologies to exploit high-sustained performance of science and engineering applications on current HPC Systems and to realize Future HPC Systems
- ✓ Evaluation and Improvement of the current HPC environments through migration of SX-9 applications to SX-ACE
- ✓ Detailed Evaluation and Analysis of Modern HPC Systems, not only Vector Systems but also Scalar-Parallel and Accelerator-Based Systems
- ✓ Feasibility study of a future highly balanced HPC system for high sustained performance of practical applications in the post-peta scale era



★ Faculty Members

- Hiroaki Kobayashi, Professor and division director
- Hiroyuki Takizawa, Associate Professor
- Ryusuke Egawa, Associate Professor
- Akihiko Musa (NEC), Visiting Professor
- Mistuo Yokokawa (Kobe Univ), Visiting Professor
- Shintaro Momose (NEC), Visiting Associate Professor
- Masayuki Sato, Assistant Professor

- ✓ In collaboration with visiting researchers from NEC and the technical staff of Cyberscience Center

